T HE increasing complexity of networked computing systems makes modern network systems vulnerable to various attacks against their resources, infrastructure, and operability. While the reasons for such attacks may be tied to complex sociological issues, the cause of the inadequate defense solutions lies in the single-layered approach used to address computer systems security. Current security approaches separate defense strategies into distinct realms, either hardware or software. Accordingly, cross-layer approaches for secure computing and circuit systems are entirely lacking. In addition, the wide usage of third-party IP cores and outsourcing fabrication/packaging services make it possible for malicious hardware modules to enter the design flow and complicate the problem of trusted system design and verification. Although hardware security has been under investigation for years, systematically understanding the security threats to hardware infrastructure from a cross-layer perspective is an emerging research topic. Therefore, this special issue intends to serve as a forum to present state-of-the-art security solutions crossing software and hardware layers towards trustworthy computing system development.
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Given the goal mentioned above, the special issue documents some recent progress in this emerging but challenging area. We note that the area is vast, covering a large scope of subjects ranging from embedded systems to modern computing systems. A full analysis to the entire research spectrum is far beyond the scope of a single special issue. Therefore, our goal is to provide a sampling of different topics in this emerging domain, highlight the diversity of research topics, and capture some research trends. With that goal in mind, this special issue provides six representative articles covering a wide range of topics encompassing new practices, challenges, and approaches towards crosslayer technologies for trustworthy and secure computing.
The first three articles provide a practical view on how hardware can play an active role in supporting cybersecurity. "A Lockdown Technique to Prevent Machine Learning on PUFs for Lightweight Authentication" by Meng-Day Yu, Matthias Hiller, Jeroen Delvaux, Richard Sowell, Srinivas Devadas, and Ingrid Verbauwhede presents a lightweight PUF-based authentication approach where the number of authentications is limited over a device's lifetime. The second paper titled "Malicious Firmware Detection with Hardware Performance Counters" by Xueyang Wang, Charalambos Konstantinou, Michail Maniatakos, Ramesh Karri, Serena Lee, Patricia Robison, Paul Stergiou, and Steve Kim proposes a low-cost technique to detect firmware-level malicious modifications by measuring the number of low-level hardware events through hardware performance counters. In the third paper titled "Systemic Frequency Biases in Ring Oscillator PUFs on FPGAs", Linus Feiten, Jonathan Oesterle, Tobias Martin, Matthias Sauer, and Bernd Becker suggest a method to overcome systemic ring oscillator (RO) frequency biases by predicting the average bias over FPGA devices. As a result, the generated PUF signatures will be more reliable, facilitating for high level applications.
The later two articles discuss how cross-layer solutions can help enhance the security and resiliency of hardware designs. The paper "Design and Validation for FPGA Trust under Hardware Trojan Attacks" by Sanchita Mal-Sarkar, Robert Karam, Seetharam Narasimhan, Anandaroop Ghosh, Aswin Krishna, and Swarup Bhunia presents a taxonomy of FPGA-specific hardware Trojan attacks based on activation and payload characteristics. A design method, called Adapted Triple Modular Redundancy (ATMR) is proposed to protect hardware Trojan insertions in FPGA devices. The article "A Game-Theoretic Approach for Testing for Hardware Trojans" by Charles A. Kamhoua, Hong Zhao, Manuel Rodriguez, and Kevin A. Kwiat develops a game-theory based approach for digital circuit testing by considering the decision-making process of attackers who may want to insert hardware Trojans in target designs.
Finally, this special issue also includes one paper introducing an emerging area that hardware-level vulnerability would lead to software breaches. The paper titled "Cross-VM Cache Attacks on AES" by Berk Gulmezoglu, Mehmet Sinan Inci, Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar applies cache side-channel attacks on a popular OpenSSL implementation of AES, suggesting a practical threat to public clouds.
The emerging area of hardware/software cross-layer technologies will enhance the security of modern computing systems and, at the same time, impose new threats to these systems. Developing a full set of all possible crosslayer technologies remains as an open goal. However, the area is vast, the challenges are real, and the benefits are significant. We hope that these six articles provide a high-level overview to the emerging topic and they will spur innovative ideas in this area to further secure our computing systems under various cyber attacks.
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